Start Your Search Here

Job Search

Synopsys Inc

Canada / Global

Senior ASIC Verification Engineer - Interface IP & UVM Lead

Job Description

Synopsys Inc. seeks an enthusiastic ASIC Digital Design Verification Engineer to verify Interface IP protocols and drive robust verification environments. You will collaborate with design teams to identify and fix issues, develop comprehensive test plans, and mentor junior engineers in modern verification methodologies. As part of a dynamic team, you will apply SystemVerilog, UVM, and SVA to deliver high-quality IP solutions, documenting results and participating in reviews to ensure overall

#J-18808-Ljbffr
Apply Now